High - performance and Low - power Clock Branch Sharing Pseudo - NMOS Level
نویسندگان
چکیده
Multi-supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overhead due to insertion of Level Converting Flip-Flops (LCFF) at the interface from lowsupply to high-supply clusters to simultaneously perform latching and level conversion. In this paper, an improved version of clocked pseudo-NMOS LCFF called Clock Branch Sharing pseudo-NMOS LCFF has been proposed, which combines the Conditional Discharge technique, pseudo-NMOS technique and Clock Branch Sharing technique. Based on Simulation results, the proposed flip-flop exhibits up to 32.5% delay reduction and saves power up to 8.1% as compared to clocked pseudoNMOS LCFF. doi: 10.5829/idosi.ije.2013.26.03c.12
منابع مشابه
High-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop
Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...
متن کاملPerformance Analysis of Sequential Element for Low Power Clocking System
The sequential element (flip-flop) is a basic building block to design any clocking system, which consists of the clock distribution tree and flip-flops. A large portion of the on chip power is consumed by the clocking system the total power consumption of the clocking system depends on both clocking distribution tree and also the register elements (flip-flops). The power consumption of registe...
متن کاملAn Integrated Placement and Synthesis Approach for Timing Closure of PowerPC Microprocessors
Power Compiler: A Gate-Level Power Optimization and Synthesis System p. 74 Elastic History Buffer: A Low-Cost Method to Improve Branch Prediction Accuracy p. 82 Design Optimization for High-Speed Per-address Two-level Branch Predictors p. 88 PA-8000: A Case Study of Static and Dynamic Branch Prediction p. 97 Discrete Drive Selection for Continuous Sizing p. 110 Continuous Retiming: Algorithms a...
متن کاملLow power combinational circuit based on Pseudo NMOS logic
Different logic families have been proposed from several years to improve the performance of the high speed circuits. Mostly used logic family is CMOS which requires equal number of nMOS and pMOS transistor but in some application it may be required to reduce the area. Pseudo nMOS logic is one of the alternative for that .In this paper, NOR-XOR, NAND-XOR and other combinational circuit using ps...
متن کاملPLA Minimization for Low Power VLSI Designs
In this paper we study the problem of optimizing the two-level representation of a Boolean function in order to minimize power consumption in PLAs. We first give power models used to estimate the power consumption in pseudo-NMOS and dynamic PLAs. Using these power cost functions we then prove that a minimum power solution for dynamic PLAs consists only of prime implicants of the function. For p...
متن کامل